Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Update Derecho Port #501

Merged
merged 1 commit into from
Sep 27, 2024
Merged

Update Derecho Port #501

merged 1 commit into from
Sep 27, 2024

Conversation

apcraig
Copy link
Contributor

@apcraig apcraig commented Sep 26, 2024

PR checklist

  • Short (1 sentence) summary of your PR:
    Update derecho port

  • Developer(s):
    apcraig

  • Suggest PR reviewers from list in the column to the right.

  • Please copy the PR test results link or provide a summary of testing completed below.
    Test results largely as expected. Updated cray compiler generates an error in the snow physics that needs to be reviewed further. https://github.com/CICE-Consortium/Test-Results/wiki/icepack_by_hash_forks#05ac0ec3ea666080eed36e67f6cf8ce1255b243f

  • How much do the PR code changes differ from the unmodified code?

    • bit for bit except inteloneapi and cray compiler versions
    • different at roundoff level
    • more substantial
  • Does this PR create or have dependencies on CICE or any other models?

    • Yes
    • No
  • Does this PR add any new test cases?

    • Yes
    • No
  • Is the documentation being updated? ("Documentation" includes information on the wiki or in the .rst files from doc/source/, which are used to create the online technical docs at https://readthedocs.org/projects/cice-consortium-cice/.)

    • Yes
    • No, does the documentation need to be updated at a later time?
      • Yes
      • No
  • Please document the changes in detail, including why the changes are made. This will become part of the PR commit log.

  • Update inteloneapi, cray, intel, nvhpc modules/compiler. Changes answers for inteloneapi and cray.

  • Switch default Derecho queue from main to develop to support quicker turn around and lower costs. Develop is a shared queue.

  • Error in the snow physics with the cray compiler needs further assessment, but suggest we merge this now as is. That error does not present itself in CICE with snow physics with the same cray compiler.

Update inteloneapi, cray, intel, nvhpc modules/compiler.
Changes answers for inteloneapi and cray.

Switch default Derecho queue from main to develop to support
quicker turn around and lower costs.  Develop is a shared queue.
@apcraig apcraig merged commit ba0bc0b into CICE-Consortium:main Sep 27, 2024
2 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants